diff options
author | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2009-01-01 14:09:05 +0000 |
---|---|---|
committer | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2009-01-01 14:09:05 +0000 |
commit | df9247b2647f5bdc255bb4002d9577cade7d93ac (patch) | |
tree | f821c64bc36009ebf35b17f6c9e887bf9c21ebe5 /target-sh4 | |
parent | target-mips: DMA support for RC4030 chipset (diff) | |
download | qemu-kvm-df9247b2647f5bdc255bb4002d9577cade7d93ac.tar.gz qemu-kvm-df9247b2647f5bdc255bb4002d9577cade7d93ac.tar.bz2 qemu-kvm-df9247b2647f5bdc255bb4002d9577cade7d93ac.zip |
tcg_temp_local_new should take no parameter
This patch removes useless type information in some calls to
tcg_temp_local_new. It also removes the parameter from the
macro declaration; if a target has to use a specific non-default
size then it should use tcg_temp_local_new_{i32,i64}.
Signed-off-by: Laurent Desnogues <laurent.desnogues@gmail.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@6146 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-sh4')
-rw-r--r-- | target-sh4/translate.c | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/target-sh4/translate.c b/target-sh4/translate.c index ac67fc84b..73134f0ae 100644 --- a/target-sh4/translate.c +++ b/target-sh4/translate.c @@ -785,8 +785,8 @@ static void _decode_opc(DisasContext * ctx) { int label1 = gen_new_label(); int label2 = gen_new_label(); - TCGv cmp1 = tcg_temp_local_new(TCG_TYPE_I32); - TCGv cmp2 = tcg_temp_local_new(TCG_TYPE_I32); + TCGv cmp1 = tcg_temp_local_new(); + TCGv cmp2 = tcg_temp_local_new(); tcg_gen_xor_i32(cmp1, REG(B7_4), REG(B11_8)); tcg_gen_andi_i32(cmp2, cmp1, 0xff000000); tcg_gen_brcondi_i32(TCG_COND_EQ, cmp2, 0, label1); @@ -935,7 +935,7 @@ static void _decode_opc(DisasContext * ctx) int label2 = gen_new_label(); int label3 = gen_new_label(); int label4 = gen_new_label(); - TCGv shift = tcg_temp_local_new(TCG_TYPE_I32); + TCGv shift = tcg_temp_local_new(); tcg_gen_brcondi_i32(TCG_COND_LT, REG(B7_4), 0, label1); /* Rm positive, shift to the left */ tcg_gen_andi_i32(shift, REG(B7_4), 0x1f); @@ -966,7 +966,7 @@ static void _decode_opc(DisasContext * ctx) int label1 = gen_new_label(); int label2 = gen_new_label(); int label3 = gen_new_label(); - TCGv shift = tcg_temp_local_new(TCG_TYPE_I32); + TCGv shift = tcg_temp_local_new(); tcg_gen_brcondi_i32(TCG_COND_LT, REG(B7_4), 0, label1); /* Rm positive, shift to the left */ tcg_gen_andi_i32(shift, REG(B7_4), 0x1f); @@ -1645,9 +1645,9 @@ static void _decode_opc(DisasContext * ctx) case 0x401b: /* tas.b @Rn */ { TCGv addr, val; - addr = tcg_temp_local_new(TCG_TYPE_I32); + addr = tcg_temp_local_new(); tcg_gen_mov_i32(addr, REG(B11_8)); - val = tcg_temp_local_new(TCG_TYPE_I32); + val = tcg_temp_local_new(); tcg_gen_qemu_ld8u(val, addr, ctx->memidx); gen_cmp_imm(TCG_COND_EQ, val, 0); tcg_gen_ori_i32(val, val, 0x80); |