diff options
Diffstat (limited to 'app-emulation/xen-tools')
-rw-r--r-- | app-emulation/xen-tools/ChangeLog | 9 | ||||
-rw-r--r-- | app-emulation/xen-tools/Manifest | 32 | ||||
-rw-r--r-- | app-emulation/xen-tools/files/xen-tools-4.1.1-libxl-tap.patch | 37 | ||||
-rw-r--r-- | app-emulation/xen-tools/files/xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch | 731 | ||||
-rw-r--r-- | app-emulation/xen-tools/xen-tools-4.1.1-r5.ebuild (renamed from app-emulation/xen-tools/xen-tools-4.1.1-r4.ebuild) | 8 |
5 files changed, 800 insertions, 17 deletions
diff --git a/app-emulation/xen-tools/ChangeLog b/app-emulation/xen-tools/ChangeLog index 18f7c637e39f..39adcfc64f7c 100644 --- a/app-emulation/xen-tools/ChangeLog +++ b/app-emulation/xen-tools/ChangeLog @@ -1,6 +1,13 @@ # ChangeLog for app-emulation/xen-tools # Copyright 1999-2011 Gentoo Foundation; Distributed under the GPL v2 -# $Header: /var/cvsroot/gentoo-x86/app-emulation/xen-tools/ChangeLog,v 1.85 2011/09/12 18:59:01 alexxy Exp $ +# $Header: /var/cvsroot/gentoo-x86/app-emulation/xen-tools/ChangeLog,v 1.86 2011/09/18 12:31:58 alexxy Exp $ + +*xen-tools-4.1.1-r5 (18 Sep 2011) + + 18 Sep 2011; Alexey Shvetsov <alexxy@gentoo.org> -xen-tools-4.1.1-r4.ebuild, + +xen-tools-4.1.1-r5.ebuild, +files/xen-tools-4.1.1-libxl-tap.patch, + +files/xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch: + Fix bugs #380343 and #382329 *xen-tools-4.1.1-r4 (12 Sep 2011) diff --git a/app-emulation/xen-tools/Manifest b/app-emulation/xen-tools/Manifest index 454771d16432..fa66cae8aaa1 100644 --- a/app-emulation/xen-tools/Manifest +++ b/app-emulation/xen-tools/Manifest @@ -6,6 +6,8 @@ AUX xen-tools-3.3.0-nostrip.patch 1021 RMD160 f702b588596dfdebf71fafbf866d270ac5 AUX xen-tools-3.3.1-sandbox-fix.patch 828 RMD160 6c637b0883b72f12ce33b9c6d2dc7cf5267fc85a SHA1 51b35f096c0ad5c83e9654cfe0267b8efc51367e SHA256 519236a71e81e1da1c9a7616745422e6f205f4f7901abba7af0e0aef665af343 AUX xen-tools-3.4.0-network-bridge-broadcast.patch 496 RMD160 3a8c57fe70837861f6f69d1d260c6fa6adad43e3 SHA1 cc02643eee7a39e97b53674066516c80ec0c3b38 SHA256 d00a1954447fc29500ab2f1a8c7900310e0dee81942be5c922ad66b6b42dfb74 AUX xen-tools-3.4.2-as-needed.patch 765 RMD160 dbb5ad2ec52e96c40f109e28c91b566e88cb6220 SHA1 9e38f5c06153b5293daa55abe00106404ff6555f SHA256 91f9bf0723462a70d025c8b7ce0dee50e170b68f1a22092f28d92b140a4e5772 +AUX xen-tools-4.1.1-libxl-tap.patch 1071 RMD160 a345fab381af82ffdf7a4206d9db30f6845e5867 SHA1 bbe2ddd9eb8119ae172fd9671fe58bda80bf9095 SHA256 ee03a5b68a9edf5d4fe78a322ff261e13f6ded879f3898b0ea72c407f678f885 +AUX xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch 26848 RMD160 7d3bd028c5da4b2a48f1e992900bbf1866c9c4ea SHA1 55c5476e632649d4d635db1023193216455d076d SHA256 8654c4b587b350baaaea12cde3ef1737dc80088fba281556bf4c714fa4d8111f AUX xenconsoled.confd 44 RMD160 0134f85258cf524807c4e2eae94739a70808c20d SHA1 6435bba449e9cffd3f99c5afdeb3cc37ecbd744d SHA256 2a74be03eb74f6013242a4a5d721df6cb9b959b43c405de1e32813f52d749060 AUX xenconsoled.initd 652 RMD160 5aa785e9c73c5eb8460863af2c1bc50d2a07faf4 SHA1 dceffade1f3f5f2503fc6c3ccb4b9f9788365d00 SHA256 1a5594e4e924b94490c5c942b1b63e5fe857b8ad8061060e5d8a3bdfc9f0f1b7 AUX xend.initd-r1 1664 RMD160 8d7ea19e96c49631a8f432dd93ae91ca4f37d26b SHA1 bd3a8f083288cd89624d31f3c7932e1a831d99a3 SHA256 6ea8848ca1203c5ef8490014ded86ec67100385c217660d393b25dc6519d254d @@ -20,24 +22,24 @@ DIST ipxe-git-v1.0.0.tar.gz 1996881 RMD160 dcd9b6eaafa1ce05c1ebf2a15f2f73ad7a8c5 DIST xen-3.4.2.tar.gz 11187726 RMD160 2ef81df1f44356d60e04e21df2173ce5357d8509 SHA1 3cd2cafacd52bbac2e2da1cfd846ee6260b43455 SHA256 d17c33136041cc8da69214ccf527fc48637bee7a9ab4d68a88ec50e6a9d20b0b DIST xen-4.1.1.tar.gz 10355625 RMD160 4b3c0641b0f098889f627662aa6b8fea00c5b636 SHA1 f1b5ef4b663c339faf9c77fc895327cfbcc9776c SHA256 246289227507466b5da8b2d0da84a5b0e68a392527b16cde38898d0348890f5b EBUILD xen-tools-3.4.2.ebuild 7086 RMD160 ce6037714a2bef2aa117157f200ddbcb4bd88484 SHA1 30f5ffe1852ba3c3676a12e1983898d1a89fa852 SHA256 23547d91a41cfe46579310004cb8edcd9119a1b8e5672ba3489f7b845f178b14 -EBUILD xen-tools-4.1.1-r4.ebuild 9686 RMD160 ded666cf94ad6ff2b74e921be18a269d7b7a01dd SHA1 057c81aa08af26125730d7b0082ee7b43060bece SHA256 95055f944985ba590fc8331949604fb3e4d6d0da0f6645c3829a3ce7f4e59551 +EBUILD xen-tools-4.1.1-r5.ebuild 9872 RMD160 1e8e8eb17e9a681bdb62387e097f9d51ca3be154 SHA1 0e2bd2c55eb7d758a8c52da8093a9de992aa67d4 SHA256 f0930729c914bab0c92a762c991db957e49c3570f39201f092a84d62c3fa38da EBUILD xen-tools-9999.ebuild 9682 RMD160 2f60aa64bb720767cee6b7a88a421613f92dcf02 SHA1 69a5487f75dd757d5da96bb2339c38819fe6d4d6 SHA256 20770f7c8a02ea141be8a8772624e6dcf8266dbee477b31e87f265695b939a69 -MISC ChangeLog 20830 RMD160 e17761b43b35c144e970290aded1da86c40cb00c SHA1 7d9722e00399afde302da709e64d5f4793d93b9e SHA256 aff3603fbc8ed97f4ffeb188a7a2dcbc84141ecf00383b1e46cb25925f5c1088 +MISC ChangeLog 21106 RMD160 899643b0dea01a95eae6f37a88e426e90b0d84e6 SHA1 f162543abb71bdb90d313b49db2cf16bf6d11f67 SHA256 a7739df7f5fccc82001fb04f29b0596126c3cbab2d7eedb32ea54d17fd93adfd MISC metadata.xml 865 RMD160 7188d730684d02d8bcf8dbce413c01ae50b84ad1 SHA1 4815bcf6d0c2c61c6186ecde52d984669c44ccfd SHA256 08f789d1d92184515d9360b20c7ec0f8554977c470c702c659e79aced68edf38 -----BEGIN PGP SIGNATURE----- Version: GnuPG v2.0.18 (GNU/Linux) -iQIcBAEBCAAGBQJOblZHAAoJEOf+E+/4L5LmaNIP+wS65jVdlkMM0oDOZZ6cYLEr -6pHaknwJyLu9XFFudpS5KfWWzpMocJ0CHapv2rRjnoE+c4+zVbcagdr2nIRjRu5q -o/3QI9vwyuh+FzKMOHb1qi37NESAOAhTjXQijWIIcRxivlV2upUIT1GKfxZbGc3y -zr3e0sj28py9qjipyEB9ftkklEObgxjxly4OMRN6kdeCv1hBnEeX6ydRlODwp5/1 -vnnVnJfkTJLZkVNceHAVRt7rTFFEmTC+y/6MwpVrnLHR2+KIEL/8Zn0788Q1zJOV -omV3wzg51U+/W+ZMzud4xxoFXDO+eNZTGgtaeBzR9FRmeYZ91tOcf+oimNFMFMkh -CqpBd+/+2WUHa1EvS02cijQuLugVUYtNOUuaCgkjtW7mpsxTJFdPH7pGmKATokAp -lbY4yRAVszj9AAHkudKsVqkPE3CQnABQXdYcOAbJmMr98wQmtBIRzROmlKV4ngwF -tIspRr83DrQFygzIC0fNG6QSzBySQV2MSpQwAzPBGY75PUUe3k4IGEISuqRIc9W4 -PyUlLjrJ7EaiCaNlpuQKXwKBCH6IsJCRG0MDOCohyrgxy2R/aNY7OsvAzlH9uIog -r0kK+nt0cWjVE2nAcYuArBpMGYuaK87QknzfdfJTJqIkyBwJ/uEvCgUd9M//hsPl -47rWKsHNAOBMEvnQgMBP -=5q2U +iQIcBAEBCAAGBQJOdeSFAAoJEOf+E+/4L5LmMU4P/3Oth87upf9sMBUEJi0Ow+9M +OKuHVFAhtMoiJTelT+PIYcVDRATu6bJr57fxMHZZ+WTqY313jfwodq/EGSCGAeFl +JOkzZLe2OxD+3Beh5RmvrV/+A2GmWcJyn1zQC24JOcK7NFKlbHO/joKCFR6YdvN6 +lulZbWqSpdcIQxX7U+uBgjnCuUDK5z0bjMaIlVAjX/PF7iGVgH1FobG8jyWfn7z7 +ircv4ser7QU6xYHyhzLKxhwafb1i1yuf0/LJlVlau0YUm+7ztz+HgdoWLKN/YYy5 +ORRvTUDNU3CvbP1DQcZi0lswitUFp3l2rNJ1q6xEr9qBfDoPM73C19bcp2LLN4cE +w5r9ZTLIQqKBWQYBnVCBW46Fpc5mfRr/YhFoGs31vBKOCMDRsnyYo8doc4jslvNB +UhdHhglJGD7lP4uhdpSH46mMANr5lqgGPnzapIzgOQwjuIaIBwM4WPeBQDj4IGMm +LPZaPbl0EyvtSgCSdg2ZAInH9nFlgZmSHmFbHbec/EVpiNX5j7uJPnKqSD1NiK4+ +7qYHvKXVdZcxcCjPEvOGO0c4TqfdeB7+1AK7RYglHDXBVFOuL2oW+nopBG9EYNm7 +gsB3ytlMHmMuMDrrTt+bszlCAqseCd2y6c8Jn9PqJVAXq+BKY65XjAmDJ4wRaaki +mB9+VHmfyl8G3lHk7UUR +=TitE -----END PGP SIGNATURE----- diff --git a/app-emulation/xen-tools/files/xen-tools-4.1.1-libxl-tap.patch b/app-emulation/xen-tools/files/xen-tools-4.1.1-libxl-tap.patch new file mode 100644 index 000000000000..ba72c497aa68 --- /dev/null +++ b/app-emulation/xen-tools/files/xen-tools-4.1.1-libxl-tap.patch @@ -0,0 +1,37 @@ +Index: xen-tools-4.1.1/tools/libxl/libxl_dm.c +=================================================================== +--- xen-4.1.1.orig/tools/libxl/libxl_dm.c Tue Mar 15 10:14:27 2011 +0000 ++++ xen-4.1.1/tools/libxl/libxl_dm.c Tue Mar 15 18:19:47 2011 +0000 +@@ -828,8 +828,29 @@ + goto out; + } + +- if (nr_disks > 0 && !libxl__blktap_enabled(&gc)) +- ret = 1; ++ if (nr_disks > 0) { ++ int blktap_enabled = -1; ++ for (i = 0; i < nr_disks; i++) { ++ switch (disks[i].backend) { ++ case DISK_BACKEND_TAP: ++ if (blktap_enabled == -1) ++ blktap_enabled = libxl__blktap_enabled(&gc); ++ if (!blktap_enabled) { ++ ret = 1; ++ goto out; ++ } ++ break; ++ ++ case DISK_BACKEND_QDISK: ++ ret = 1; ++ goto out; ++ ++ case DISK_BACKEND_PHY: ++ case DISK_BACKEND_UNKNOWN: ++ break; ++ } ++ } ++ } + + out: + libxl__free_all(&gc); + diff --git a/app-emulation/xen-tools/files/xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch b/app-emulation/xen-tools/files/xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch new file mode 100644 index 000000000000..ef511a7db92c --- /dev/null +++ b/app-emulation/xen-tools/files/xen-tools-4.1.1-upstream-23104-1976adbf2b80.patch @@ -0,0 +1,731 @@ +# HG changeset patch +# User Keir Fraser <keir@xen.org> +# Date 1311171934 -3600 +# Node ID 1976adbf2b807e505fdf0356c29ec0c0499ed533 +# Parent 411b38f8f90bc042a9e6839b6840dd57cbee4a8c +hvmloader: Switch to absolute addressing for calling hypercall stubs. + +This is clearer and less fragile than trying to make relative calls +work. In particular, the old approach failed if _start was not +== HVMLOADER_PHYSICAL_ADDRESS. This was the case for some modern +toolchains which reorder functions. + +Signed-off-by: Keir Fraser <keir@xen.org> +xen-unstable changeset: 23730:dd5eecf739d1 +xen-unstable date: Wed Jul 20 15:02:16 2011 +0100 + + +hvmloader: Remove hard tabs from source files. + +Signed-off-by: Keir Fraser <keir@xen.org> +xen-unstable changeset: 23729:4f1109af9c63 +xen-unstable date: Wed Jul 20 14:52:16 2011 +0100 + +diff -r 411b38f8f90b -r 1976adbf2b80 tools/firmware/hvmloader/hypercall.h +--- a/tools/firmware/hvmloader/hypercall.h Wed Jul 20 15:24:09 2011 +0100 ++++ b/tools/firmware/hvmloader/hypercall.h Wed Jul 20 15:25:34 2011 +0100 +@@ -35,147 +35,148 @@ + #include <xen/xen.h> + #include "config.h" + +-/* +- * NB. Hypercall address needs to be relative to a linkage symbol for +- * some version of ld to relocate the relative calls properly. +- */ +-#define hypercall_pa "_start - " STR(HVMLOADER_PHYSICAL_ADDRESS) \ +- " + " STR(HYPERCALL_PHYSICAL_ADDRESS) ++#define hcall_addr(name) \ ++ ((unsigned long)HYPERCALL_PHYSICAL_ADDRESS + __HYPERVISOR_##name * 32) + +-#define _hypercall0(type, name) \ +-({ \ +- long __res; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res) \ +- : \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall0(type, name) \ ++({ \ ++ long __res; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res) \ ++ : "0" (hcall_addr(name)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + +-#define _hypercall1(type, name, a1) \ +-({ \ +- long __res, __ign1; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res), "=b" (__ign1) \ +- : "1" ((long)(a1)) \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall1(type, name, a1) \ ++({ \ ++ long __res, __ign1; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res), "=b" (__ign1) \ ++ : "0" (hcall_addr(name)), \ ++ "1" ((long)(a1)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + +-#define _hypercall2(type, name, a1, a2) \ +-({ \ +- long __res, __ign1, __ign2; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res), "=b" (__ign1), "=c" (__ign2) \ +- : "1" ((long)(a1)), "2" ((long)(a2)) \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall2(type, name, a1, a2) \ ++({ \ ++ long __res, __ign1, __ign2; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res), "=b" (__ign1), "=c" (__ign2) \ ++ : "0" (hcall_addr(name)), \ ++ "1" ((long)(a1)), "2" ((long)(a2)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + +-#define _hypercall3(type, name, a1, a2, a3) \ +-({ \ +- long __res, __ign1, __ign2, __ign3; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ +- "=d" (__ign3) \ +- : "1" ((long)(a1)), "2" ((long)(a2)), \ +- "3" ((long)(a3)) \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall3(type, name, a1, a2, a3) \ ++({ \ ++ long __res, __ign1, __ign2, __ign3; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ ++ "=d" (__ign3) \ ++ : "0" (hcall_addr(name)), \ ++ "1" ((long)(a1)), "2" ((long)(a2)), \ ++ "3" ((long)(a3)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + +-#define _hypercall4(type, name, a1, a2, a3, a4) \ +-({ \ +- long __res, __ign1, __ign2, __ign3, __ign4; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ +- "=d" (__ign3), "=S" (__ign4) \ +- : "1" ((long)(a1)), "2" ((long)(a2)), \ +- "3" ((long)(a3)), "4" ((long)(a4)) \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall4(type, name, a1, a2, a3, a4) \ ++({ \ ++ long __res, __ign1, __ign2, __ign3, __ign4; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ ++ "=d" (__ign3), "=S" (__ign4) \ ++ : "0" (hcall_addr(name)), \ ++ "1" ((long)(a1)), "2" ((long)(a2)), \ ++ "3" ((long)(a3)), "4" ((long)(a4)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + +-#define _hypercall5(type, name, a1, a2, a3, a4, a5) \ +-({ \ +- long __res, __ign1, __ign2, __ign3, __ign4, __ign5; \ +- asm volatile ( \ +- "call "hypercall_pa" + " STR(__HYPERVISOR_##name * 32) \ +- : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ +- "=d" (__ign3), "=S" (__ign4), "=D" (__ign5) \ +- : "1" ((long)(a1)), "2" ((long)(a2)), \ +- "3" ((long)(a3)), "4" ((long)(a4)), \ +- "5" ((long)(a5)) \ +- : "memory" ); \ +- (type)__res; \ ++#define _hypercall5(type, name, a1, a2, a3, a4, a5) \ ++({ \ ++ long __res, __ign1, __ign2, __ign3, __ign4, __ign5; \ ++ asm volatile ( \ ++ "call *%%eax" \ ++ : "=a" (__res), "=b" (__ign1), "=c" (__ign2), \ ++ "=d" (__ign3), "=S" (__ign4), "=D" (__ign5) \ ++ : "0" (hcall_addr(name)), \ ++ "1" ((long)(a1)), "2" ((long)(a2)), \ ++ "3" ((long)(a3)), "4" ((long)(a4)), \ ++ "5" ((long)(a5)) \ ++ : "memory" ); \ ++ (type)__res; \ + }) + + static inline int + hypercall_sched_op( +- int cmd, void *arg) ++ int cmd, void *arg) + { +- return _hypercall2(int, sched_op, cmd, arg); ++ return _hypercall2(int, sched_op, cmd, arg); + } + + static inline int + hypercall_memory_op( +- unsigned int cmd, void *arg) ++ unsigned int cmd, void *arg) + { +- return _hypercall2(int, memory_op, cmd, arg); ++ return _hypercall2(int, memory_op, cmd, arg); + } + + static inline int + hypercall_multicall( +- void *call_list, int nr_calls) ++ void *call_list, int nr_calls) + { +- return _hypercall2(int, multicall, call_list, nr_calls); ++ return _hypercall2(int, multicall, call_list, nr_calls); + } + + static inline int + hypercall_event_channel_op( +- int cmd, void *arg) ++ int cmd, void *arg) + { +- return _hypercall2(int, event_channel_op, cmd, arg); ++ return _hypercall2(int, event_channel_op, cmd, arg); + } + + static inline int + hypercall_xen_version( +- int cmd, void *arg) ++ int cmd, void *arg) + { +- return _hypercall2(int, xen_version, cmd, arg); ++ return _hypercall2(int, xen_version, cmd, arg); + } + + static inline int + hypercall_console_io( +- int cmd, int count, char *str) ++ int cmd, int count, char *str) + { +- return _hypercall3(int, console_io, cmd, count, str); ++ return _hypercall3(int, console_io, cmd, count, str); + } + + static inline int + hypercall_vm_assist( +- unsigned int cmd, unsigned int type) ++ unsigned int cmd, unsigned int type) + { +- return _hypercall2(int, vm_assist, cmd, type); ++ return _hypercall2(int, vm_assist, cmd, type); + } + + static inline int + hypercall_vcpu_op( +- int cmd, int vcpuid, void *extra_args) ++ int cmd, int vcpuid, void *extra_args) + { +- return _hypercall3(int, vcpu_op, cmd, vcpuid, extra_args); ++ return _hypercall3(int, vcpu_op, cmd, vcpuid, extra_args); + } + + static inline int + hypercall_hvm_op( +- int cmd, void *arg) ++ int cmd, void *arg) + { +- return _hypercall2(int, hvm_op, cmd, arg); ++ return _hypercall2(int, hvm_op, cmd, arg); + } + + #endif /* __HVMLOADER_HYPERCALL_H__ */ +diff -r 411b38f8f90b -r 1976adbf2b80 tools/firmware/hvmloader/pci_regs.h +--- a/tools/firmware/hvmloader/pci_regs.h Wed Jul 20 15:24:09 2011 +0100 ++++ b/tools/firmware/hvmloader/pci_regs.h Wed Jul 20 15:25:34 2011 +0100 +@@ -1,69 +1,69 @@ + /* +- * pci_regs.h ++ * pci_regs.h + * +- * PCI standard defines +- * Copyright 1994, Drew Eckhardt +- * Copyright 1997--1999 Martin Mares <mj@ucw.cz> ++ * PCI standard defines ++ * Copyright 1994, Drew Eckhardt ++ * Copyright 1997--1999 Martin Mares <mj@ucw.cz> + * +- * For more information, please consult the following manuals (look at +- * http://www.pcisig.com/ for how to get them): ++ * For more information, please consult the following manuals (look at ++ * http://www.pcisig.com/ for how to get them): + * +- * PCI BIOS Specification +- * PCI Local Bus Specification +- * PCI to PCI Bridge Specification +- * PCI System Design Guide ++ * PCI BIOS Specification ++ * PCI Local Bus Specification ++ * PCI to PCI Bridge Specification ++ * PCI System Design Guide + */ + + #ifndef __HVMLOADER_PCI_REGS_H__ + #define __HVMLOADER_PCI_REGS_H__ + +-#define PCI_VENDOR_ID 0x00 /* 16 bits */ +-#define PCI_DEVICE_ID 0x02 /* 16 bits */ +-#define PCI_COMMAND 0x04 /* 16 bits */ +-#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ +-#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ +-#define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ +-#define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ +-#define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ +-#define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ +-#define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ +-#define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ +-#define PCI_COMMAND_SERR 0x100 /* Enable SERR */ +-#define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ ++#define PCI_VENDOR_ID 0x00 /* 16 bits */ ++#define PCI_DEVICE_ID 0x02 /* 16 bits */ ++#define PCI_COMMAND 0x04 /* 16 bits */ ++#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ ++#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ ++#define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ ++#define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ ++#define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ ++#define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ ++#define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ ++#define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ ++#define PCI_COMMAND_SERR 0x100 /* Enable SERR */ ++#define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ + #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */ + +-#define PCI_STATUS 0x06 /* 16 bits */ +-#define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ +-#define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ +-#define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ +-#define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ +-#define PCI_STATUS_PARITY 0x100 /* Detected parity error */ +-#define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ +-#define PCI_STATUS_DEVSEL_FAST 0x000 +-#define PCI_STATUS_DEVSEL_MEDIUM 0x200 +-#define PCI_STATUS_DEVSEL_SLOW 0x400 +-#define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ +-#define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ +-#define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ +-#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ +-#define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ ++#define PCI_STATUS 0x06 /* 16 bits */ ++#define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ ++#define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ ++#define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ ++#define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ ++#define PCI_STATUS_PARITY 0x100 /* Detected parity error */ ++#define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ ++#define PCI_STATUS_DEVSEL_FAST 0x000 ++#define PCI_STATUS_DEVSEL_MEDIUM 0x200 ++#define PCI_STATUS_DEVSEL_SLOW 0x400 ++#define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ ++#define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ ++#define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ ++#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ ++#define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ + +-#define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ +-#define PCI_REVISION_ID 0x08 /* Revision ID */ +-#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ +-#define PCI_CLASS_DEVICE 0x0a /* Device class */ ++#define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 revision */ ++#define PCI_REVISION_ID 0x08 /* Revision ID */ ++#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ ++#define PCI_CLASS_DEVICE 0x0a /* Device class */ + +-#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ +-#define PCI_LATENCY_TIMER 0x0d /* 8 bits */ +-#define PCI_HEADER_TYPE 0x0e /* 8 bits */ +-#define PCI_HEADER_TYPE_NORMAL 0 +-#define PCI_HEADER_TYPE_BRIDGE 1 +-#define PCI_HEADER_TYPE_CARDBUS 2 ++#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ ++#define PCI_LATENCY_TIMER 0x0d /* 8 bits */ ++#define PCI_HEADER_TYPE 0x0e /* 8 bits */ ++#define PCI_HEADER_TYPE_NORMAL 0 ++#define PCI_HEADER_TYPE_BRIDGE 1 ++#define PCI_HEADER_TYPE_CARDBUS 2 + +-#define PCI_BIST 0x0f /* 8 bits */ +-#define PCI_BIST_CODE_MASK 0x0f /* Return result */ +-#define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ +-#define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ ++#define PCI_BIST 0x0f /* 8 bits */ ++#define PCI_BIST_CODE_MASK 0x0f /* Return result */ ++#define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ ++#define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ + + /* + * Base addresses specify locations in memory or I/O space. +@@ -71,38 +71,38 @@ + * 0xffffffff to the register, and reading it back. Only + * 1 bits are decoded. + */ +-#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ +-#define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ +-#define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ +-#define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ +-#define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ +-#define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ +-#define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ +-#define PCI_BASE_ADDRESS_SPACE_IO 0x01 +-#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 +-#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 +-#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ +-#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ +-#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ +-#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ +-#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) +-#define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) ++#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ ++#define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ ++#define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ ++#define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ ++#define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ ++#define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ ++#define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ ++#define PCI_BASE_ADDRESS_SPACE_IO 0x01 ++#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 ++#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 ++#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ ++#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ ++#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ ++#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ ++#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) ++#define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) + /* bit 1 is reserved if address_space = 1 */ + + /* Header type 0 (normal devices) */ +-#define PCI_CARDBUS_CIS 0x28 +-#define PCI_SUBSYSTEM_VENDOR_ID 0x2c +-#define PCI_SUBSYSTEM_ID 0x2e +-#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ +-#define PCI_ROM_ADDRESS_ENABLE 0x01 +-#define PCI_ROM_ADDRESS_MASK (~0x7ffUL) ++#define PCI_CARDBUS_CIS 0x28 ++#define PCI_SUBSYSTEM_VENDOR_ID 0x2c ++#define PCI_SUBSYSTEM_ID 0x2e ++#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ ++#define PCI_ROM_ADDRESS_ENABLE 0x01 ++#define PCI_ROM_ADDRESS_MASK (~0x7ffUL) + +-#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ ++#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ + + /* 0x35-0x3b are reserved */ +-#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ +-#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ +-#define PCI_MIN_GNT 0x3e /* 8 bits */ +-#define PCI_MAX_LAT 0x3f /* 8 bits */ ++#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ ++#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ ++#define PCI_MIN_GNT 0x3e /* 8 bits */ ++#define PCI_MAX_LAT 0x3f /* 8 bits */ + + #endif /* __HVMLOADER_PCI_REGS_H__ */ +diff -r 411b38f8f90b -r 1976adbf2b80 tools/firmware/hvmloader/smbios_types.h +--- a/tools/firmware/hvmloader/smbios_types.h Wed Jul 20 15:24:09 2011 +0100 ++++ b/tools/firmware/hvmloader/smbios_types.h Wed Jul 20 15:25:34 2011 +0100 +@@ -32,157 +32,157 @@ + between 0xf0000 and 0xfffff. + */ + struct smbios_entry_point { +- char anchor_string[4]; +- uint8_t checksum; +- uint8_t length; +- uint8_t smbios_major_version; +- uint8_t smbios_minor_version; +- uint16_t max_structure_size; +- uint8_t entry_point_revision; +- uint8_t formatted_area[5]; +- char intermediate_anchor_string[5]; +- uint8_t intermediate_checksum; +- uint16_t structure_table_length; +- uint32_t structure_table_address; +- uint16_t number_of_structures; +- uint8_t smbios_bcd_revision; ++ char anchor_string[4]; ++ uint8_t checksum; ++ uint8_t length; ++ uint8_t smbios_major_version; ++ uint8_t smbios_minor_version; ++ uint16_t max_structure_size; ++ uint8_t entry_point_revision; ++ uint8_t formatted_area[5]; ++ char intermediate_anchor_string[5]; ++ uint8_t intermediate_checksum; ++ uint16_t structure_table_length; ++ uint32_t structure_table_address; ++ uint16_t number_of_structures; ++ uint8_t smbios_bcd_revision; + } __attribute__ ((packed)); + + /* This goes at the beginning of every SMBIOS structure. */ + struct smbios_structure_header { +- uint8_t type; +- uint8_t length; +- uint16_t handle; ++ uint8_t type; ++ uint8_t length; ++ uint16_t handle; + } __attribute__ ((packed)); + + /* SMBIOS type 0 - BIOS Information */ + struct smbios_type_0 { +- struct smbios_structure_header header; +- uint8_t vendor_str; +- uint8_t version_str; +- uint16_t starting_address_segment; +- uint8_t release_date_str; +- uint8_t rom_size; +- uint8_t characteristics[8]; +- uint8_t characteristics_extension_bytes[2]; +- uint8_t major_release; +- uint8_t minor_release; +- uint8_t embedded_controller_major; +- uint8_t embedded_controller_minor; ++ struct smbios_structure_header header; ++ uint8_t vendor_str; ++ uint8_t version_str; ++ uint16_t starting_address_segment; ++ uint8_t release_date_str; ++ uint8_t rom_size; ++ uint8_t characteristics[8]; ++ uint8_t characteristics_extension_bytes[2]; ++ uint8_t major_release; ++ uint8_t minor_release; ++ uint8_t embedded_controller_major; ++ uint8_t embedded_controller_minor; + } __attribute__ ((packed)); + + /* SMBIOS type 1 - System Information */ + struct smbios_type_1 { +- struct smbios_structure_header header; +- uint8_t manufacturer_str; +- uint8_t product_name_str; +- uint8_t version_str; +- uint8_t serial_number_str; +- uint8_t uuid[16]; +- uint8_t wake_up_type; +- uint8_t sku_str; +- uint8_t family_str; ++ struct smbios_structure_header header; ++ uint8_t manufacturer_str; ++ uint8_t product_name_str; ++ uint8_t version_str; ++ uint8_t serial_number_str; ++ uint8_t uuid[16]; ++ uint8_t wake_up_type; ++ uint8_t sku_str; ++ uint8_t family_str; + } __attribute__ ((packed)); + + /* SMBIOS type 3 - System Enclosure */ + struct smbios_type_3 { +- struct smbios_structure_header header; +- uint8_t manufacturer_str; +- uint8_t type; +- uint8_t version_str; +- uint8_t serial_number_str; +- uint8_t asset_tag_str; +- uint8_t boot_up_state; +- uint8_t power_supply_state; +- uint8_t thermal_state; +- uint8_t security_status; ++ struct smbios_structure_header header; ++ uint8_t manufacturer_str; ++ uint8_t type; ++ uint8_t version_str; ++ uint8_t serial_number_str; ++ uint8_t asset_tag_str; ++ uint8_t boot_up_state; ++ uint8_t power_supply_state; ++ uint8_t thermal_state; ++ uint8_t security_status; + } __attribute__ ((packed)); + + /* SMBIOS type 4 - Processor Information */ + struct smbios_type_4 { +- struct smbios_structure_header header; +- uint8_t socket_designation_str; +- uint8_t processor_type; +- uint8_t processor_family; +- uint8_t manufacturer_str; +- uint32_t cpuid[2]; +- uint8_t version_str; +- uint8_t voltage; +- uint16_t external_clock; +- uint16_t max_speed; +- uint16_t current_speed; +- uint8_t status; +- uint8_t upgrade; ++ struct smbios_structure_header header; ++ uint8_t socket_designation_str; ++ uint8_t processor_type; ++ uint8_t processor_family; ++ uint8_t manufacturer_str; ++ uint32_t cpuid[2]; ++ uint8_t version_str; ++ uint8_t voltage; ++ uint16_t external_clock; ++ uint16_t max_speed; ++ uint16_t current_speed; ++ uint8_t status; ++ uint8_t upgrade; + } __attribute__ ((packed)); + + /* SMBIOS type 11 - OEM Strings */ + struct smbios_type_11 { +- struct smbios_structure_header header; +- uint8_t count; ++ struct smbios_structure_header header; ++ uint8_t count; + } __attribute__ ((packed)); + + /* SMBIOS type 16 - Physical Memory Array + * Associated with one type 17 (Memory Device). + */ + struct smbios_type_16 { +- struct smbios_structure_header header; +- uint8_t location; +- uint8_t use; +- uint8_t error_correction; +- uint32_t maximum_capacity; +- uint16_t memory_error_information_handle; +- uint16_t number_of_memory_devices; ++ struct smbios_structure_header header; ++ uint8_t location; ++ uint8_t use; ++ uint8_t error_correction; ++ uint32_t maximum_capacity; ++ uint16_t memory_error_information_handle; ++ uint16_t number_of_memory_devices; + } __attribute__ ((packed)); + + /* SMBIOS type 17 - Memory Device + * Associated with one type 19 + */ + struct smbios_type_17 { +- struct smbios_structure_header header; +- uint16_t physical_memory_array_handle; +- uint16_t memory_error_information_handle; +- uint16_t total_width; +- uint16_t data_width; +- uint16_t size; +- uint8_t form_factor; +- uint8_t device_set; +- uint8_t device_locator_str; +- uint8_t bank_locator_str; +- uint8_t memory_type; +- uint16_t type_detail; ++ struct smbios_structure_header header; ++ uint16_t physical_memory_array_handle; ++ uint16_t memory_error_information_handle; ++ uint16_t total_width; ++ uint16_t data_width; ++ uint16_t size; ++ uint8_t form_factor; ++ uint8_t device_set; ++ uint8_t device_locator_str; ++ uint8_t bank_locator_str; ++ uint8_t memory_type; ++ uint16_t type_detail; + } __attribute__ ((packed)); + + /* SMBIOS type 19 - Memory Array Mapped Address */ + struct smbios_type_19 { +- struct smbios_structure_header header; +- uint32_t starting_address; +- uint32_t ending_address; +- uint16_t memory_array_handle; +- uint8_t partition_width; ++ struct smbios_structure_header header; ++ uint32_t starting_address; ++ uint32_t ending_address; ++ uint16_t memory_array_handle; ++ uint8_t partition_width; + } __attribute__ ((packed)); + + /* SMBIOS type 20 - Memory Device Mapped Address */ + struct smbios_type_20 { +- struct smbios_structure_header header; +- uint32_t starting_address; +- uint32_t ending_address; +- uint16_t memory_device_handle; +- uint16_t memory_array_mapped_address_handle; +- uint8_t partition_row_position; +- uint8_t interleave_position; +- uint8_t interleaved_data_depth; ++ struct smbios_structure_header header; ++ uint32_t starting_address; ++ uint32_t ending_address; ++ uint16_t memory_device_handle; ++ uint16_t memory_array_mapped_address_handle; ++ uint8_t partition_row_position; ++ uint8_t interleave_position; ++ uint8_t interleaved_data_depth; + } __attribute__ ((packed)); + + /* SMBIOS type 32 - System Boot Information */ + struct smbios_type_32 { +- struct smbios_structure_header header; +- uint8_t reserved[6]; +- uint8_t boot_status; ++ struct smbios_structure_header header; ++ uint8_t reserved[6]; ++ uint8_t boot_status; + } __attribute__ ((packed)); + + /* SMBIOS type 127 -- End-of-table */ + struct smbios_type_127 { +- struct smbios_structure_header header; ++ struct smbios_structure_header header; + } __attribute__ ((packed)); + + #endif /* SMBIOS_TYPES_H */ +diff -r 411b38f8f90b -r 1976adbf2b80 tools/firmware/hvmloader/util.c +--- a/tools/firmware/hvmloader/util.c Wed Jul 20 15:24:09 2011 +0100 ++++ b/tools/firmware/hvmloader/util.c Wed Jul 20 15:25:34 2011 +0100 +@@ -125,11 +125,11 @@ + + int strncmp(const char *s1, const char *s2, uint32_t n) + { +- uint32_t ctr; +- for (ctr = 0; ctr < n; ctr++) +- if (s1[ctr] != s2[ctr]) +- return (int)(s1[ctr] - s2[ctr]); +- return 0; ++ uint32_t ctr; ++ for (ctr = 0; ctr < n; ctr++) ++ if (s1[ctr] != s2[ctr]) ++ return (int)(s1[ctr] - s2[ctr]); ++ return 0; + } + + void *memcpy(void *dest, const void *src, unsigned n) diff --git a/app-emulation/xen-tools/xen-tools-4.1.1-r4.ebuild b/app-emulation/xen-tools/xen-tools-4.1.1-r5.ebuild index c3b655dcc988..075b725243aa 100644 --- a/app-emulation/xen-tools/xen-tools-4.1.1-r4.ebuild +++ b/app-emulation/xen-tools/xen-tools-4.1.1-r5.ebuild @@ -1,6 +1,6 @@ # Copyright 1999-2011 Gentoo Foundation # Distributed under the terms of the GNU General Public License v2 -# $Header: /var/cvsroot/gentoo-x86/app-emulation/xen-tools/xen-tools-4.1.1-r4.ebuild,v 1.1 2011/09/12 18:59:01 alexxy Exp $ +# $Header: /var/cvsroot/gentoo-x86/app-emulation/xen-tools/xen-tools-4.1.1-r5.ebuild,v 1.1 2011/09/18 12:31:58 alexxy Exp $ EAPI="3" @@ -175,6 +175,12 @@ src_prepare() { # Do not strip binaries epatch "${FILESDIR}/${PN}-3.3.0-nostrip.patch" + # Patch to libxl bug #380343 + epatch "${FILESDIR}/${PN}-4.1.1-xllib.patch" + + # Patch from bug #382329 for hvmloader + epatch "${FILESDIR}/${PN}-4.1.1-upstream-23104-1976adbf2b80.patch" + # Prevent the downloading of ipxe sed -e 's:^\tif ! wget -O _$T:#\tif ! wget -O _$T:' \ -e 's:^\tfi:#\tfi:' -i \ |