aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Support ELF attribute for gas and readelf.Jim Wilson2019-01-162-0/+133
* S12Z: gas: Fix bug when a symbol name was the single letter 'c'.John Darrington2019-01-161-2/+3
* S12Z: gas: Permit "extend" instructions which don't actually extend.John Darrington2019-01-161-10/+5
* S12Z: Emit RELOC_S12Z_OPR instead of RELOC_EXT24 where appropriate.John Darrington2019-01-161-6/+12
* Implement the assembly instructions yield, wfe, wfi and sev for ARMv6T2 in bo...Srinath Parvathaneni2019-01-141-2/+5
* [AArch64][gas] Add -mcpu support for Arm AresKyrylo Tkachov2019-01-081-0/+5
* [arm][gas] Add -mcpu support for Arm AresKyrylo Tkachov2019-01-071-0/+3
* RX: gas - Add RXv3 instruction support.Yoshinori Sato2019-01-053-50/+338
* Update year range in copyright notice of binutils filesAlan Modra2019-01-01234-234/+234
* x86: Properly handle PLT expression in directiveH.J. Lu2018-12-191-3/+14
* elf: Add PT_GNU_PROPERTY segment typeH.J. Lu2018-12-141-1/+0
* Move aarch64 CIE code to aarch64 backendSam Tebbs2018-12-131-0/+37
* RISC-V: Don't segfault for two regs in auipc or lui.Jim Wilson2018-12-101-1/+8
* x86: Put back BFD_RELOC_X86_64_GOTPCRELH.J. Lu2018-12-091-0/+1
* RISC-V: Fix 4-arg add parsing.Jim Wilson2018-12-071-3/+12
* PowerPC @l, @h and @ha warnings, plus VLE e_liAlan Modra2018-12-061-33/+55
* opcodes/riscv: Hide '.L0 ' fake symbolsAndrew Burgess2018-12-061-2/+2
* [aarch64] Add support for pointer authentication B keySam Tebbs2018-12-051-0/+9
* RISC-V: Accept version, supervisor ext and more than one NSE for -march.Jim Wilson2018-12-031-140/+23
* PR23938, should not free memory alloced in obstack by free()Alan Modra2018-12-013-3/+3
* GAS/MIPS: Add `-mfix-r5900' option for the R5900 short loop erratumFredrik Noring2018-11-301-1/+24
* RISC-V: Add .insn CA support.Jim Wilson2018-11-271-0/+31
* Tighten the constraints for warning about NOPs for the MSP 430 ISA, so NOPs a...Jozef Lawrynowicz2018-11-271-61/+235
* S12Z: Add alias instructions BHS and BLO.John Darrington2018-11-211-0/+2
* [ARM] Improve indentation of ARM architecture declarationsThomas Preud'homme2018-11-131-51/+51
* [BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging ExtensionSudakshina Das2018-11-121-3/+17
* [BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten...Sudakshina Das2018-11-121-0/+6
* [BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex...Sudakshina Das2018-11-121-0/+2
* [BINUTILS, AARCH64, 1/8] Add support for Memory Tagging Extension for ARMv8.5-ASudakshina Das2018-11-121-0/+2
* S/390: Fix optional operand handling after memory addressesAndreas Krebbel2018-11-091-24/+23
* PowerPC, don't use bfd reloc howto in md_assembleAlan Modra2018-11-091-11/+249
* rx: Add target rx-*-linux.Yoshinori Sato2018-11-071-0/+4
* [arm] Check for neon and condition in vcvt.f16.f32Matthew Malcomson2018-11-061-0/+2
* PowerPC instruction mask checksAlan Modra2018-11-061-14/+23
* PowerPC instruction operand flag validationAlan Modra2018-11-061-0/+9
* x86: adjust {,E}VEX.W handling outside of 64-bit modeJan Beulich2018-11-061-2/+2
* x86: Disable GOT relaxation with data prefixH.J. Lu2018-11-051-6/+7
* Move struc-symbol.h to symbols.cAlan Modra2018-10-2920-116/+75
* PR23837, Segmentation fault in resolve_symbol_valueAlan Modra2018-10-281-2/+1
* S/390: Support vector alignment hintsAndreas Krebbel2018-10-231-0/+15
* S12Z: Handle 16 bit fixups which are constant.John Darrington2018-10-231-0/+3
* Apply alpha BFD_RELOC_8 fixupsAlan Modra2018-10-221-0/+6
* PR23800, .eqv doesn't always defer expression evaluationAlan Modra2018-10-201-1/+16
* This set of changes clarifies the conditions for the R5900 short loop fix and...Fredrik Noring2018-10-191-5/+17
* x86: fold Size{16,32,64} template attributesJan Beulich2018-10-101-6/+6
* [PATCH, BINUTULS, AARCH64, 9/9] Add SSBS to MSR/MRSSudakshina Das2018-10-091-0/+2
* [PATCH, BINUTILS, AARCH64, 7/9] Add BTI instructionSudakshina Das2018-10-091-0/+52
* [PATCH, BINUTILS, AARCH64, 6/9] Add Random number instructionsSudakshina Das2018-10-091-0/+2
* [PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructionsSudakshina Das2018-10-091-0/+17
* [PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-ASudakshina Das2018-10-091-0/+2